Floating-point architectures (continued)
Good compilers offer user control over whether multiply-add is used or not
MIPS64 ISA has integer multiply-add too!
MIPS-V has paired-single operations, for 2x boost
Preloading, and multiword load/store
Previous slide
Next slide
Back to first slide
View graphic version