Registers, cache, and RAM
Direct-mapped cache vs n-way set-associative vs fully-associative
Combined vs separate instruction and data
Multiprocessor cache-coherence problem
User control of cache reuse through clever programming (USI TR 3, November 1990)
Turn off cache for some types of jobs