Microprocessor Overview

2/24/01


Click here to start


Table of Contents

Microprocessor Overview

Prehistory: 1906--1947

Prehistory: 1956--1961

Prehistory: 1964--1970

Early history: 1971--1975

Early history: 1976--1979

More history: 1980--1986

Even more history: 1986--199x

Recent history: 1992--1995

Recent history: 1996--1999

Recent history: 2000--date

Industry revenues

Architecture books 1833--1985

Architecture books 1985--1997

Other books

Architecture journals, conferences, and standards

Bibliographic resources

Other resources

Microprocessor overview

Acorn (Advanced) RISC Machine

Compaq/DEC Alpha

HP PA-RISC

IBM Power, PowerPC

IBM Power, PowerPC (continued)

IBM S/390 G5/G6

Inmos transputer

Intel i860

Intel i960

Intel x86

Intel x86 (continued)

Java Virtual Machine (JVM)

Java Virtual Machine (JVM) (continued)

Java Virtual Machine (JVM) (continued)

Motorola 68000

Motorola 88000

SGI/MIPS Rx00 (x = 20..120 )

Sun MAJC

Sun PicoJava

Sun SPARC

Transmeta Crusoe

Instruction set sizes

Memory model and size

Memory model and size

Registers, cache, and RAM

Registers, cache, and RAM

lmbench memory performance on Sun SPARC models

Register sets

Register sets

Visual instruction sets (integer fixed-point, and floating-point)

Visual instruction sets (integer fixed-point, and floating-point)

Visual instruction set compiler support

Visual instruction set cost and benefit

Floating-point architectures

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point programming issues

Floating-point programming issues (continued)

Floating-point programming issues (continued)

Floating-point architectures (resumed)

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point architectures (continued)

Floating-point architectures (continued)

AMD-K7 floating-point instruction latencies

AMD-K7 MMX and 3DNow! instruction latencies

DEC Alpha 21164 floating-point instruction cycles

DEC Alpha 21264 floating-point instruction cycles

MIPS R4400 integer instruction cycles

MIPS R4400 floating-point instruction cycles

MIPS R10000 floating-point instruction cycles

Sun UltraSPARC IIi floating-point instruction cycles

Sun UltraSPARC III floating-point instruction cycles

The End

Email: beebe@math.utah.edu

Home Page: http://www.math.utah.edu/~beebe